Abstract: In this paper, a high-speed low-power CMOS synchronous up/down counter with a novel compact toggle flip-flop is proposed to achieve energy- and area-efficient speed enhancement. It adopts a ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results