Abstract: This brief presents two software Display Stream Compression (DSC) video decoder designs for many-core processor arrays. The first design exploits fine-grained task-level parallelism and is ...
Abstract: With the increasing complexity and variety of applications, programmable multi-core processors are drawing attention due to their high flexibility and low implementation cost, yet their ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results